## **Refine Search**

## Search Results -

Terms	Documents
(707/2   707/6).ccls.	2553

US Pre-Grant Publication Full-Text Database


US Patents Full-Text Database

Database:


US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:












## **Search History**

DATE: Thursday, November 04, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set		
DB=USPT; PLUR=YES; OP=ADJ					
<u>L27</u>	707/2,6.ccls.	2553	<u>L27</u>		
<u>L26</u>	707/2,6.ccls.	2553	<u>L26</u>		
<u>L25</u>	717/139.ccls.	144	<u>L25</u>		
<u>L24</u>	L23 and l21	0	<u>L24</u>		
<u>L23</u>	717/127,128,130,131,132,154.ccls.	830	<u>L23</u>		
<u>L22</u>	L21 and pipelin\$ and execut\$	1	<u>L22</u>		
<u>L21</u>	(conjugat\$ near4 process\$) and (conjugat\$ near4 (map\$ or match\$))	57	<u>L21</u>		
<u>L20</u>	(conjugat\$ near4 processor) and (conjugat\$ near4 mapp\$)	0	<u>L20</u>		
<u>L19</u>	(conjugat\$ near4 processor) and (conjugat\$ near4 mapp\$)	0	<u>L19</u>		
DB=TDBD; PLUR=YES; OP=ADJ					
<u>L18</u>	(h-flow or h flow or conjugate) and pipeline and map\$ and entr\$ and trigger\$ and execut\$	0	<u>L18</u>		
DB=L	OWPI; PLUR=YES; OP=ADJ				

<u>I</u>	<u>.17</u>	(h-flow or h flow or conjugate) and pipeline and map\$ and entr\$ and trigger\$ and execut\$	0	<u>L17</u>		
DB=JPAB; PLUR=YES; OP=ADJ						
Ī	<u> 16</u>	(h-flow or h flow or conjugate) and pipeline and map\$ and entr\$ and trigger\$ and execut\$	0	<u>L16</u>		
DB=EPAB; PLUR=YES; OP=ADJ						
Ī	.15	(h-flow or h flow or conjugate) and pipeline and map\$ and entr\$ and trigger\$ and execut\$	0	<u>L15</u>		
L	B=U	USOC; PLUR=YES; OP=ADJ				
Ī	.14	(h-flow or h flow or conjugate) and pipeline and map\$ and entr\$ and trigger\$ and execut\$	0	<u>L14</u>		
L	B=F	PGPB; PLUR=YES; OP=ADJ				
Ī	.13	(h-flow or h flow or conjugate) and pipeline and map\$ and entr\$ and trigger\$ and execut\$	30	<u>L13</u>		
DB=USPT; PLUR=YES; OP=ADJ						
Ī	<u>.12</u>	19 and map\$ and entr\$ and trigger\$	8	<u>L12</u>		
<u>I</u>	<u> 11</u>	19 and conjugat\$	0	<u>L11</u>		
Ī	<u>.10</u>	L9 and (trigger\$ near4 satisf\$)	0	<u>L10</u>		
]	<u> </u>	(pipeline\$ near5 execut\$ near5 modif\$)	64	<u>L9</u>		
]	<u>L8</u>	(conjugat\$) near5 pipeline\$ near5 (modif\$ or updat\$ or chang\$) and execut\$	0	<u>L8</u>		
]	<u> </u>	L6 and execut\$	0	<u>L7</u>		
]	<u>L6</u>	ll and pipeline near5 (chang\$ or modif\$ or alter\$)	6	<u>L6</u>		
]	<u> </u>	11 and (trigger\$ near5 satis\$ neat6 execut\$)	0	<u>L5</u>		
]	<u> </u>	11 and ((h-flow) or (conjugate flow)) near5 (code\$ or program\$)	0	<u>L4</u>		
1	<u>_3</u>	(h-flow or h flow or (conjugat\$ near4 flow)) and (pipeline\$ near5 execut\$)	3	<u>L3</u>		
Ī	<u>_2</u>	(h-flow or h flow or (conjugat\$ near4 flow)) near5 pipeline\$	3	<u>L2</u>		
Ī	<u>_1</u>	(h-flow or h flow)	1071	<u>L1</u>		

## END OF SEARCH HISTORY



As embedded systems continue to face increasingly higherperformance requirements, deeply pipelined processor ar-chitecturesare being employed to meet desired system performance. System architects critically need modeling tech-niquesthat allow exploration, evaluation, customizationand validation of different processor pipeline configurations, tuned for a specific application domain. We propose a novelFinite State Machine (FSM) based modeling of pipelinedprocessors and define a set of properties th ...

Instruction issue logic for high-performance, interruptable pipelined processors
 G. S. Sohi, S. Vajapeyam

Publisher Site

June 1987 Proceedings of the 14th annual international symposium on Computer architecture

Full text available: pdf(814.60 KB)

Additional Information: full citation, abstract, references, citings, index

The performance of pipelined processors is severely limited by data dependencies. In order to achieve high performance, a mechanism to alleviate the effects of data dependencies must exist. If a pipelined CPU with multiple functional units is to be used in the presence of a virtual memory hierarchy, a mechanism must also exist for determining the state of the machine precisely. In this paper, we combine the issues of dependency-resolution and preciseness of state. We present a design for in ...

Code size reduction technique and implementation for software-pipelined DSP

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Public	ations/Services Standards Conferences Careers/Jobs	
IEEE)	Welcome United States Patent and Trademark Office	
Help FAQ Terms IEE	Quick Links	» Se
Welcome to IEEE Xplore®  ── Home  ── What Can I Access?  ── Log-out	Your search matched <b>0</b> of <b>1088345</b> documents.  A maximum of <b>500</b> results are displayed, <b>15</b> to a page, sorted by <b>Releval Descending</b> order. <b>Refine This Search:</b>	nce
Tables of Contents  Journals & Magazines  Conference Proceedings  Standards	You may refine your search by editing the current search expression or entended one in the text box.  h flow and pipeline and execution  Check to search within this result set  Results Key:	teri
Search  - By Author - Basic - Advanced - CrossRef	JNL = Journal or Magazine CNF = Conference STD = Standard  Results: No documents matched your query.	
Member Services  - Join IEEE - Establish IEEE - Web Account - Access the - IEEE Member - Digital Library		
O- Access the IEEE Enterprise File Cabinet		
Print Format		

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join | IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved